女人自慰AV免费观看内涵网,日韩国产剧情在线观看网址,神马电影网特片网,最新一级电影欧美,在线观看亚洲欧美日韩,黄色视频在线播放免费观看,ABO涨奶期羡澄,第一导航fulione,美女主播操b

0
  • 聊天消息
  • 系統(tǒng)消息
  • 評(píng)論與回復(fù)
登錄后你可以
  • 下載海量資料
  • 學(xué)習(xí)在線課程
  • 觀看技術(shù)視頻
  • 寫文章/發(fā)帖/加入社區(qū)
會(huì)員中心
創(chuàng)作中心

完善資料讓更多小伙伴認(rèn)識(shí)你,還能領(lǐng)取20積分哦,立即完善>

3天內(nèi)不再提示

LMK00301 3 GHz,10輸出差分扇出緩沖器/電平轉(zhuǎn)換器

數(shù)據(jù):

產(chǎn)品信息

描述 The LMK00301 is a 3-GHz, 10-output differential fanout buffer intended for high-frequency, low-jitter clock/data distribution and level translation. The input clock can be selected from two universal inputs or one crystal input. The selected input clock is distributed to two banks of 5 differential outputs and one LVCMOS output. Both differential output banks can be independently configured as LVPECL, LVDS, or HCSL drivers, or disabled. The LVCMOS output has a synchronous enable input for runt-pulse-free operation when enabled or disabled. The LMK00301 operates from a 3.3 V core supply and 3 independent 3.3 V/2.5 V output supplies.The LMK00301 provides high performance, versatility, and power efficiency, making it ideal for replacing fixed-output buffer devices while increasing timing margin in the system.特性3:1 Input Multiplexer Two Universal Inputs Operate up to 3.1 GHz and Accept LVPECL, LVDS, CML, SSTL,HSTL, HCSL, or Single-Ended Clocks One Crystal Input Accepts 10 to 40 MHz Crystal or Single-Ended Clock Two Banks with 5 Differential Outputs Each LVPECL, LVDS, HCSL, or Hi-Z (Selectable Per Bank) LVPECL Additive Jitter with LMK03806 Clock Source at 156.25 MHz: 20 fs RMS (10 kHz to 1 MHz) 51 fs RMS (12 kHz to 20 MHz) High PSRR: ?65/?76 dBc (LVPECL/LVDS) at 156.25 MHz LVCMOS Output with Synchronous Enable Input Pin-Controlled Configuration VCC Core Supply: 3.3 V ± 5% 3 Independent VCCO Output Supplies: 3.3 V/2.5 V ± 5% Industrial Temperature Range: ?40°C to +85°C 48-lead WQFN (7 mm × 7 mm)

電路圖、引腳圖和封裝圖

技術(shù)文檔

數(shù)據(jù)手冊(cè)(1) 相關(guān)資料(2)
元器件購買 LMK00301 相關(guān)庫存

相關(guān)閱讀