女人自慰AV免费观看内涵网,日韩国产剧情在线观看网址,神马电影网特片网,最新一级电影欧美,在线观看亚洲欧美日韩,黄色视频在线播放免费观看,ABO涨奶期羡澄,第一导航fulione,美女主播操b

0
  • 聊天消息
  • 系統(tǒng)消息
  • 評論與回復(fù)
登錄后你可以
  • 下載海量資料
  • 學(xué)習(xí)在線課程
  • 觀看技術(shù)視頻
  • 寫文章/發(fā)帖/加入社區(qū)
會員中心
創(chuàng)作中心

完善資料讓更多小伙伴認(rèn)識你,還能領(lǐng)取20積分哦,立即完善>

3天內(nèi)不再提示

LMK04610 LMK0461x 符合 JESD204B 標(biāo)準(zhǔn)的超低噪聲和低功耗時鐘抖動消除器

數(shù)據(jù):

產(chǎn)品信息

描述The LMK0461x device family is the industry?s highestperformance and lowest power jitter cleaner with JESD204B support.特性 Dual Loop PLL Architecture65-fs RMS Jitter (10 kHz to 20 MHz) 85-fs RMS Jitter (100 Hz to 20 MHz) –165-dBc/Hz Noise Floor at 122.88 MHzJESD204B SupportSingle Shot, Pulsed, and Continuous SYSREF10Differential Output Clocks in 8 Frequency GroupsProgrammable Output Swing Between 700 mVpp to 1600 mVppEach Output Pair Can be Configured to SYSREF ClockOutput16-Bit Channel DividerMinimum SYSREF Frequency of 25 kHz Maximum Output Frequency of 2 GHzPrecision Digital Delay, Dynamically AdjustableDigital Delay (DDLY) of ? × Clock Distribution Path Frequency (2 GHz Maximum)60-ps Step Analog Delay 50% Duty Cycle Output Divides, 1 to 65535 (Even and Odd) 2 Reference InputsHoldover Mode, When Inputs are LostAutomatic and Manual Switch-Over ModesLoss-of-Signal (LOS) Detection 0.88-W Typical Power Consumption With 10 Outputs Active Operates Typically From a 1.8-V (Outputs, Inputs)and 3.3-V Supply (Digital, PLL1, PLL2_OSC, PLL2 Core)Fully Integrated Programmable Loop FilterPLL2PLL2 Phase Detector Rate Up to 250 MHzOSCin Frequency-DoublerIntegrated Low-Noise VCO Internal PowerConditioning: Better Than –80dBc PSRR on VDDOfor122.88-MHz Differential Outputs3- or 4-Wire SPIInterface (4-Wire is Default)–40oC to +85oC Industrial Ambient TemperatureSupports 105oC PCB Temperature (Measured at Thermal Pad) LMK04610: 8-mm × 8-mm VQFN-56 Package With 0.5-mm Pitch All trademarks are the property of their respective owners.

電路圖、引腳圖和封裝圖

技術(shù)文檔

數(shù)據(jù)手冊(1) 相關(guān)資料(3)
元器件購買 LMK04610 相關(guān)庫存

相關(guān)閱讀