女人自慰AV免费观看内涵网,日韩国产剧情在线观看网址,神马电影网特片网,最新一级电影欧美,在线观看亚洲欧美日韩,黄色视频在线播放免费观看,ABO涨奶期羡澄,第一导航fulione,美女主播操b

0
  • 聊天消息
  • 系統消息
  • 評論與回復
登錄后你可以
  • 下載海量資料
  • 學習在線課程
  • 觀看技術視頻
  • 寫文章/發帖/加入社區
會員中心
創作中心

完善資料讓更多小伙伴認識你,還能領取20積分哦,立即完善>

3天內不再提示

Dialog半導體公司助力客戶的下一代產品開發

z2Pt_Dia ? 來源:Dialog半導體公司 ? 作者:Dialog半導體公司 ? 2021-12-03 15:02 ? 次閱讀

Dialog半導體公司近期有多個職位正在熱招中,我們期待優秀的工程師朋友們加入我們的創新團隊!

如果您的技能、經驗和意向與我們的職位契合,歡迎將您的簡歷發送至下列職位相應的郵箱。

郵箱投遞簡歷,郵件標題請注明:職位+地點+姓名+渠道(微信)

熱招職位列表

Senior Test Engineer (PCBU部門): 天津

Senior Test Technician (PCBU部門): 天津

Junior/Senior/Principal Digital Design Engineer (PCBU部門): 北京、天津、上海

Senior Digital Verification Engineer (PCBU部門): 北京、天津

Junior/Senior/Principal Analog Design Engineer (PCBU部門): 北京、天津、上海

Layout Engineer (PCBU部門): 北京、天津

(Senior) Layout Engineer (CMBU部門): 合肥

(Senior) Analog Design Engineer (CMBU部門): 合肥

Principal System & Applications Engineer (PCBU部門): 北京

System Engineering Manager (PCBU部門): 深圳、上海

(Senior) Wi-Fi Application Software/Firmware Engineer (CAIBU部門): 上海

Senior/Principal Applications Engineer (DC-DC) (PCBU部門): 深圳

Senior/Principal Applications Engineer (Lighting) (PCBU部門): 深圳

(Principal/Senior) Application Engineer (Backlight) (PCBU部門): 深圳

以上職位的具體職能和要求詳情介紹如下:

1. Senior Test Engineer

地區:天津

部門:PCBU

職能:

Writing FPGA code in Verilog and user application library in C++.

Develop auto-test script with multiple programming language (C++ is a must) to meet requirement from IC design.

Maintaining a safe and high-efficient auto-test environment in manufacturing.

PCB design.

Verify and debug the test circuit.

Preparing reports on test results and data analysis.

Write document and provide training to test develop engineer.

Assisting in other test-related tasks such as reliability test and test processes review.要求:

Bachelor’s Degree or above in Electrical Engineering, Computer Science or equivalent.

Engineering Degree or above in Electronics or equivalent education.

Over 1 year of working experience of IC test development in Semiconductor company.

Over 1 year of developing experience in FPGA system design and implementation.

Good analog and digital circuit design experience.

Proficiency in C/C++, Verilog.

Good experience in schematic entry and PCB layout.

Experience in working with international and cross-functional teams.

Fluent written and verbal English is essential.請發送簡歷至:[email protected] 以及 [email protected]

2. Senior Test Technician

地區:天津

部門:PCBU

職能:

Perform laboratory experiments and materials preparation following established procedures.

Report all testing results and provide preliminary analysis of the results for further improvement.

Follow all laboratory activities to security, safety & environment procedures & requirements.

Keep laboratory supplies ready by keeping stock of inventory, placing orders, and contacting with supply chain.

Support to train any junior technician or intern to perform ATE testing.

Verify incoming ATE HWs and identify problems with test results consulting with senior-level personal.要求:

Engineering degree or above in Electronics or equivalent education.

Over 1 year of working experience as lab test technician.

Good experience in ATE tester operation, such as ASL1K, ETS-88.

Computer skills on Microsoft word/excel/PowerPoint.

Strong/Fluent written & verbal English is essential.請發送簡歷至:[email protected] 以及 [email protected]

3. Junior/Senior/Principal Digital Design Engineer

地區:北京、天津、上海

部門:PCBU

職能:

Participate IP and chip level architecture definition, derive functional and design specifications and analyse feasibility of technical and architectures.

Implement design with Verilog to achieve specification goals. Simulate and debug the codes in the coding stage.

Go through the frontend design flow to deliver qualified netlist. Co-work with back-end team to fix timing issue and check floorplan.

Write ASIC specific part of test plan. Prove functional correctness from block level to top-level.

Design for verification (assertion-based design strategies, code coverage, functional coverage, test plan, etc.)

Help other team members with technical training and coaching.

Work as the technical contact point on the ASIC area.

Maintain design environment, solve flow issues, and develop scripts to improve flow efficiency.要求:

PHD, MSEE or BSEE with digital IC design experience.

Over 1 year of digital design experience.

Strong RTL coding and familiar with front-end design flow.

Proven experience on synthesis, timing analysis and formal verification.

Be familiar with shell/perl/tcl programming in Linux OS.

Experience in mixed signal team is a plus; knowledge of analog design is a big plus.

Experience in power management chip design is a plus.

Experience in C/C++/SystemVerilog programming is a plus.

Good communication skills and fluent English.

Strong responsibilities and team spirit.請發送簡歷至:[email protected] 以及 [email protected]

4. Senior Digital Verification Engineer

地區:北京、天津

部門:PCBU

職能:

Participate IP and chip level architecture definition, derive functional and design specifications and analyse feasibility of technical and architectures.

Worked with design engineer to get a full deep insight on the design under test.

Develop stressful test plan and verification list.

Build testbench environment for block level and top-level.

Create testcases to ensure maximum coverage.

Make coverage analysis, and release verification report before tape-out.

Develop verification IP which can be reused at different levels of verification.

Maintain verification environment, solve flow issues, and develop scripts to improve flow efficiency.要求:

Master level qualification in Electronics engineering or a related discipline typically required (but not mandatory)。

Over 1 year of working experience.

Strong system Verilog coding and familiar with digital verification flow based UVM.

Proven experience on digital verification projects.

Should be familiar with shell/Perl/TCL programming in Linux OS.

Experience in mixed signal team is a plus, knowledge of analog design is a big plus.

Experience in power management chip design is a plus.

Good communication skills and fluent English.

Strong responsibilities and team spirit.請發送簡歷至:[email protected] 以及 [email protected]

5. Junior/Senior/Principal Analog Design Engineer

地區:北京、天津、上海

部門:PCBU

職能:

Define power management system architecture and do system stability analysis.

Use different kinds of design tools to design and verify analog IC design on popular power processes.

Understand and verify any new manufacture process or flow.

Work closely with system/marketing teams to develop new project’s analog architecture. Convert marking/system requirements to analog design spec.

Work closely with digital design team on analog - digital interface definition and top-level verification.

Work closely with back-end designers to correctly implement analog designs to layout and do post-layout simulation.

Work closely with AE/ATE testing engineers at lab for chip debugging, testing and necessary customer supports.

Write block level design spec according to chip spec. Write design guide of block level. Prove owned design to satisfy the chip spec through checklist, simulation result in design review.

要求:

PHDEE or MSEE with analog IC design experience.

Over 1 year of power management analog design experience, and over 1 year of analog IC design experience with PHDEE or MSEE. ACDC experience is preference.

Analog chip production experience is preference.

Extensive experience in analog architecture, stability analysis and methodologies of power system, especially ACDC power system.

Familiar with all kinds of analog design EDA tools.

Fully understand popular power process for example UMC, TSMC, CSMC.

Good analog circuit design, analysis and debug skills.

Good documentation still.

Excellent interpersonal and communication skills, self-motivation and good team member.

請發送簡歷至:[email protected] 以及 [email protected]

6. Layout Engineer

地區:北京、天津

部門:PCBU

職能:

Work closely with project leader and analog designers to design chip or block level layout on time.

Familiar with layout design and verification tools, understand existing and new manufacture process.

Fix and finish layout design related issues.

Take care of block level layout design from floor plan to physical verification.

Help front-end designer to do post layout parameter extraction, optimize the layout design with front-end design engineers.

Work with Sr. Layout designers to find or select the best solution when doing layout design.要求:

BSEE above.

Over 1 year of analog IC layout design experience.

Familiar with layout design and verification tools and flow.

Have knowledge of layout techniques for matching, ESD, latch-up prevention and parasitic reduction.

Excellent interpersonal and communication skills, self-motivation and good team member.請發送簡歷至:[email protected] 以及 [email protected]

7. (Senior) Layout Engineer

地區:合肥

部門:CMBU

職能:

Full custom layout design in digital, analog, standard cells, IO pads, ESD structures from cell to top.

Contribute effectively as a team member or superior initiative & drive as a project lead.

Work closely with circuit engineers to implement their requirements & optimization into the layout.

Back-end verification including DRC, LVS, ERC.

Tape-out related activities following CAD flow.

Plan and scheduling the assigned layout schedule.要求:

Over 1 year of working experience in IC layout design or equivalent related education.

Proficient in using layout tools: Cadence Virtuoso IC6.15/6.16/6.17 Layout L/XL/VXL.

Fluent in using verification tools: Cadence Assura. Mentor Calibre DRC & LVS.

Analog techniques & concepts of device match, electromigration, coupling, parasitic effects, Latch-up & quick layout size estimation.

Must equipped with organized concept of hierarchical layout floor planning based on schematics.

Requires to have strong schematic layout translation skill.

Strong debug & quick problem-solving skills for LVS, DRC & layout issues without much supervision.

Must be comfortable with fast paced environment.

Good communication skills.

Windows, Linux, Unix Operation System.請發送簡歷至:[email protected] 以及 [email protected]

8. (Senior) Analog Design Engineer

地區:合肥

部門:CMBU

職能:

Design of Analog and Mixed-Signal circuits, meeting their architectural requirements and specifications.

Contribute to the architectural definition of the design, and also to chip integration.

Perform the necessary calculations, design and verification simulations to ensure building blocks meet specifications, at the schematic level and after post layout extraction.

Work closely with Layout Designers to ensure the layout is completed properly, using all known methods.

Document for assigned blocks, test and characterization report, and hold preliminary/final design reviews.

Actively participate in the chip bring up, evaluation and characterization, with emphasis on owned blocks.

Address questions and issues related to his/her blocks raised by cross-functional personnel, such as Product, Characterization, Test, or Application Engineers.

Plan and scheduling the assignments and projects.要求:

Over 1 year of working experience in IC layout design or equivalent related education.

Proficient in using layout tools: Cadence Virtuoso IC6.15/6.16/6.17 Layout L/XL/VXL.

Fluent in using verification tools: Cadence Assura. Mentor Calibre DRC & LVS.

Analog techniques & concepts of device match, electromigration, coupling, parasitic effects, Latch-up & quick layout size estimation.

Must equipped with organized concept of hierarchical layout floor planning based on schematics.

Requires to have strong schematic layout translation skill.

Strong debug & quick problem-solving skills for LVS, DRC & layout issues without much supervision.

Must be comfortable with fast paced environment.

Good communication skills.

Windows, Linux, Unix Operation System.請發送簡歷至:[email protected] 以及 [email protected]

9. Principal System & Applications Engineer

地區:北京

部門:PCBU

職能:

Support new product development (eg. Such as definition, new product/concept evaluation and so on)。

Create demo boards, application note and worksheet.

Co-work with marketing team and promote new products.

Support FAEs (or customer) to solve various technical issue on application.

Provide technical supports (include dedicated board design) at key accounts directly.

Competitive analysis on technology and cost.

Be responsible for delivering training to FAE& customers & distributors where appropriate.

Provide feedback on new requirements for future products.

Taking public speaking opportunities at conferences/trainings where appropriate.要求:

Bachelor’s Degree or above. Degree (or equivalent) in Electronic Engineering (or relevant discipline)。

Over 1 year of experience in power supply design or application.

Strong oral/written English.

Strong communication/interpersonal skills.

Relevant Hardware/SW experience in design environment as per job specification.

Excellent communication skills with ability to articulate complex technical subjects in a confident and clear way.

Fluent in English.

Strong customer facing skills.

Confident when speaking in public (training, seminars etc.)。

May take additional responsibilities.請發送簡歷至:[email protected] 以及 [email protected]

10. System Engineering Manager

地區:深圳、上海

部門:PCBU

職能:

Responsible for the growth and expansion of Renesas AMSBG BU SSL IC.

Providing direction and support to the sales and AE on new and current SSL products, especially on Commercial lighting segment, Knowledge in DALI is preferred.

Monitoring and driving key customer opportunities to ensure success.

Interfacing with the Applications groups to develop design collateral and promotional platforms.

Understanding competitive product/technology threats to form defensive product strategies.

Understanding customer/market requirements and opportunities for new products/packages through customer visits.要求:

Over 1 year of experience in technical marketing or applications in AC-DC or DC-DC power conversion semiconductors, experience in Lighting market is preferred.

Exceptional written and verbal communication skills including customer presentations.

Bachelor or higher degree in electronics engineering or related major.請發送簡歷至:[email protected] 以及 [email protected]

11. (Senior) Wi-Fi Application Software/Firmware Engineer

地區:上海

部門:CAIBU

職能:

The candidate will function as a Wi-Fi Application Software/Firmware Engineer developing and supporting supper low power Wi-Fi products. Specific duties include but not limited to:

Provide design, development, and debug support for complete customer product development cycle from product definition to production line test.

Ability to provide deep level hands-on Wi-Fi software/firmware customer support in elements such as debugging, code porting, code optimisation, peripheral utilization and help customer fix issues and then move to mass production.

Customising reference designs from the Business unit to local customer needs.

Work closely with sales team, FAE, and customers to adapt Dialog technologies to new platforms and solutions.

Providing feedback to the product line on suggestions to improve deliverables: tools / device / architecture / reference designs.

Some on-site customer travel will be required.要求:

Graduate from Science Course with Bachelor Degree.

Knowledge, Skills and Experience:

BSEE/BSCS or MSEE/MSCS.

Over 1 year of working experience in embedded software/firmware development using C/C++ programming languages.

Familiar with RTOS and Linux architectures, Linux Driver development is a strong plus.

Have a good technical understanding of Wi-Fi System.

Good understanding about WLAN spec and protocol.

Experienced in Wi-Fi software stack development and debugging - device driver, kernel networking stacks, firmware.

Good at Packet analysis - MAC and TCP/IP level with Wireshark/OmniPeek tools.

Familiar with Arm Cortex M and connectivity interface: I2C, SPI, UARTSDIO, USB etc.

Team player.

Good interpersonal communication and writing skills in English.請發送簡歷至:[email protected] 以及 [email protected]

12. Senior/Principal Applications Engineer (DC-DC)

地區:深圳

部門:PCBU

職能:

Support new product development (eg. Such as definition, new product/concept evaluation and so on)。

Create demo boards, application note and worksheet.

Co-work with marketing team and promote new products.

Support FAEs (or customer) to solve various technical issue on application.

Provide technical supports (include dedicated board design) at key accounts directly.

Competitive analysis on technology and cost.

Be responsible for delivering training to FAE& customers & distributors where appropriate.

Provide feedback on new requirements for future products.

Taking public speaking opportunities at conferences/trainings where appropriate.

要求:

Over 1 year of working experience in Power Supply Design or Application.

Degree (or equivalent) in Electronic Engineering (or relevant discipline)。 Master’s Degree or above.

Relevant Hardware/SW experience in design environment as per job specification.

Excellent communication skills with ability to articulate complex technical subjects in a confident and clear way.

Strong customer facing skills.

Confident when speaking in public (training, seminars etc.)。

May take additional responsibilities.

Strong oral/written English.

Strong communication/interpersonal skills.

請發送簡歷至:[email protected] 以及 [email protected]

13. Senior/Principal Applications Engineer (Lighting)

地區:深圳

部門:PCBU

職能:

Support new product development (eg. Such as definition, new product/concept evaluation and so on)。

Create demo boards, application note and worksheet.

Co-work with marketing team and promote new products.

Support FAEs (or customer) to solve various technical issue on application.

Provide technical supports (include dedicated board design) at key accounts directly.

Competitive analysis on technology and cost.

Be responsible for delivering training to FAE& customers & distributors where appropriate.

Provide feedback on new requirements for future products.

Taking public speaking opportunities at conferences/trainings where appropriate.

要求:

Over 1 year of working experience in Power Supply Design or Application.

Degree (or equivalent) in Electronic Engineering (or relevant discipline)。 Master’s Degree or above.

Relevant Hardware/SW experience in design environment as per job specification.

Excellent communication skills with ability to articulate complex technical subjects in a confident and clear way.

Strong customer facing skills.

Confident when speaking in public (training, seminars etc.)。

May take additional responsibilities.

Strong oral/written English.

Strong communication/interpersonal skills.

請發送簡歷至:[email protected] 以及 [email protected]

14. (Principal/Senior) Application Engineer (Backlight)

地區:深圳

部門:PCBU

職能:

New LED backlight driving products system level evaluations.

Document and log all work related to chip evaluations, critical customer issues and feedback to the System and IC Design teams for device modifications and enhancements.

Create application note, design worksheet, tools and technical collaterals.

Design and support standard evaluation boards (EVBs), customized circuitry and demo boards.

Train and support WW FAEs as needed to win strategic opportunities and to solve customers’ critical issues.

Participate in the new product development, from new ideas to production release, in different development phases.

Sustaining and quality support in FAR process.

Competitive analysis and collect field feedback/market knowledge for System Design Team.

Assist and support the design-in activities in assigned strategic accounts and provide guidance on both hardware and software development.

要求

BSEE (or above)

CET4

Over 1 year of working experience in system level power and mixed signal board design and debugging.

Good at board level DC-DC design/applications ,such as buck, boost.

Good digital circuit and analog circuit analysis and application ability.

Experience in local dimming mini LED backlight driver/LED display hardware or software design is preferred.

Experience in embedded MCU /FPGA software is preferred.

Experience in display related products (such as LCD TV, Monitor, Notebook, LED display) is preferred.

Fluent in English.

請發送簡歷至:[email protected] 以及 [email protected]

關于Dialog半導體公司

Dialog半導體公司(瑞薩電子全資子公司)是推動物聯網和工業4.0應用發展的標準化和定制集成電路(IC)領先供應商。Dialog提供電池管理、低功耗藍牙(BLE)、Wi-Fi、閃存、可配置混合信號IC等經市場驗證的產品技術,助力客戶的下一代產品開發,提升功率效率、縮短充電時間,并不斷提高性能和生產效率。

憑借數十年的技術經驗和世界領先的創新實力,我們幫助設備制造商引領未來。我們對技術創新的熱情和創業精神使我們始終在高能效半導體技術領域保持領先地位,助力物聯網、移動設備、計算和存儲、智慧醫療和汽車市場的發展。2020年,Dialog實現了13.76億美元營業收入。目前,公司在全球約有2300名員工。

原文標題:Dialog多個職位熱招中:北京、深圳、上海、天津、合肥(新增)

文章出處:【微信公眾號:Dialog半導體公司】歡迎添加關注!文章轉載請注明出處。
責任編輯:pj

聲明:本文內容及配圖由入駐作者撰寫或者入駐合作網站授權轉載。文章觀點僅代表作者本人,不代表電子發燒友網立場。文章及其配圖僅供工程師學習之用,如有內容侵權或者其他違規問題,請聯系本站處理。 舉報投訴
  • 物聯網
    +關注

    關注

    2927

    文章

    45847

    瀏覽量

    387677
  • wi-fi
    +關注

    關注

    14

    文章

    2226

    瀏覽量

    126428
  • DIALOG半導體
    +關注

    關注

    0

    文章

    23

    瀏覽量

    14702

原文標題:Dialog多個職位熱招中:北京、深圳、上海、天津、合肥(新增)

文章出處:【微信號:Dialog半導體公司,微信公眾號:Dialog半導體公司2】歡迎添加關注!文章轉載請注明出處。

收藏 人收藏

    評論

    相關推薦
    熱點推薦

    NVIDIA 采用納微半導體開發一代數據中心電源架構 800V HVDC 方案,賦能下一代AI兆瓦級算力需求

    全球 AI 算力基礎設施革新迎來關鍵進展。近日,納微半導體(Navitas Semiconductor, 納斯達克代碼:NVTS)宣布參與NVIDIA 英偉達(納斯達克股票代碼: NVDA) 下一代
    發表于 05-23 14:59 ?1126次閱讀
    NVIDIA 采用納微<b class='flag-5'>半導體</b><b class='flag-5'>開發</b>新<b class='flag-5'>一代</b>數據中心電源架構 800V HVDC 方案,賦能<b class='flag-5'>下一代</b>AI兆瓦級算力需求

    從清華大學到鎵未來科技,張大江先生在半導體功率器件十八年的堅守!

    從清華大學到鎵未來科技,張大江先生在半導體功率器件十八年的堅守!近年來,珠海市鎵未來科技有限公司(以下簡稱“鎵未來”)在第三半導體行業異軍突起,憑借領先的氮化鎵(GaN)技術儲備和不
    發表于 05-19 10:16

    中國下一代半導體研究超越美國

    美國機構分析,認為中國在支持下一代計算機的基礎研究方面處于領先地位。如果這些研究商業化,有人擔心美國為保持其在半導體設計和生產方面的優勢而實施的出口管制可能會失效。 喬治城大學新興技術觀察站(ETO
    的頭像 發表于 03-06 17:12 ?307次閱讀

    納微半導體2024年第四季度財務亮點

    近日,唯全面專注的下一代功率半導體公司下一代氮化鎵(GaN)和碳化硅(SiC)領導者——納微半導體
    的頭像 發表于 02-26 17:05 ?638次閱讀

    納微半導體APEC 2025亮點搶先看

    近日,唯全面專注的下一代功率半導體公司下一代氮化鎵(GaN)功率芯片和碳化硅(SiC)技術領導者——納微
    的頭像 發表于 02-25 10:16 ?946次閱讀

    納米壓印技術:開創下一代光刻的新篇章

    光刻技術對芯片制造至關重要,但傳統紫外光刻受衍射限制,摩爾定律面臨挑戰。為突破瓶頸,下一代光刻(NGL)技術應運而生。本文將介紹納米壓印技術(NIL)的原理、發展、應用及設備,并探討其在半導體制造中
    的頭像 發表于 02-13 10:03 ?1508次閱讀
    納米壓印技術:開創<b class='flag-5'>下一代</b>光刻的新篇章

    意法半導體推出面向下一代智能穿戴醫療設備的生物傳感器芯片

    意法半導體(簡稱ST)推出了款新的面向智能手表、運動手環、智能戒指、智能眼鏡等下一代智能穿戴醫療設備的生物傳感器芯片。ST1VAFE3BX芯片集成高精度生物電位輸入與意法半導體的經過
    的頭像 發表于 01-09 14:52 ?726次閱讀

    意法半導體下一代汽車微控制器的戰略部署

    汽車的開發。下面就讓意法半導體微控制器、數字IC和射頻產品部(MDRF)總裁Remi EL-OUAZZANE揭秘ST下一代汽車微控制器的戰略部署。
    的頭像 發表于 11-07 14:09 ?779次閱讀

    意法半導體發布新款生物傳感器芯片,賦能下一代智能穿戴醫療設備

    2024年11月6日,中國迎來了全球領先的半導體公司意法半導體(STMicroelectronics,簡稱ST;紐約證券交易所代碼:STM)的項重要創新。該
    的頭像 發表于 11-07 11:51 ?1670次閱讀

    日本政府擬向Rapidus半導體公司出資

    日本政府近日正積極探討向Rapidus半導體公司出資的可能性,旨在支持該公司在2027年實現下一代
    的頭像 發表于 10-11 16:03 ?590次閱讀

    IaaS+on+DPU(IoD)+下一代高性能算力底座技術白皮書

    大規模生產環境落地應用的條件。某種程度上,IoD 技術已成為下一代高性能算力底座的核心技術與最佳實踐。 白皮書下載:*附件:IaaS+on+DPU(IoD)+下一代高性能算力底座+技術白皮書(1).pdf
    發表于 07-24 15:32

    ASMPT與美光攜手開發下一代HBM4鍵合設備

    半導體制造技術的持續演進中,韓國后端設備制造商ASMPT與全球知名的內存解決方案提供商美光公司近日宣布了項重要的合作。據悉,ASMPT已向美光提供了專用于高帶寬內存(HBM)生產的演示熱壓(TC)鍵合機,雙方將攜手
    的頭像 發表于 07-01 11:04 ?1228次閱讀

    安世半導體斥資2億美元擴產德國基地,聚焦寬禁帶半導體技術

    在全球半導體產業日新月異的今天,芯片制造商Nexperia(安世半導體)再次展現了其前瞻性的戰略布局。近日,該公司宣布將投資高達2億美元,用于在德國漢堡工廠開發下一代寬禁帶
    的頭像 發表于 06-29 10:03 ?868次閱讀

    安世半導體Nexperia將在漢堡投資2億美元研發下一代寬禁帶半導體產品(WBG)

    半導體制造商Nexperia(安世半導體)近日宣布,計劃投資2億美元(約合1.84億歐元)研發下一代寬禁帶半導體產品(WBG),例如碳化硅(
    的頭像 發表于 06-28 09:30 ?1261次閱讀

    納微半導體下一代GaNFast氮化鎵功率芯片助力聯想打造全新氮化鎵快充

    加利福尼亞州托倫斯2024年6月20日訊 — 唯全面專注的下一代功率半導體公司及氮化鎵和碳化硅功率芯片行業領導者——納微半導體(納斯達克股
    的頭像 發表于 06-21 14:45 ?1987次閱讀