女人自慰AV免费观看内涵网,日韩国产剧情在线观看网址,神马电影网特片网,最新一级电影欧美,在线观看亚洲欧美日韩,黄色视频在线播放免费观看,ABO涨奶期羡澄,第一导航fulione,美女主播操b

電子發燒友App

硬聲App

0
  • 聊天消息
  • 系統消息
  • 評論與回復
登錄后你可以
  • 下載海量資料
  • 學習在線課程
  • 觀看技術視頻
  • 寫文章/發帖/加入社區
會員中心
創作中心

完善資料讓更多小伙伴認識你,還能領取20積分哦,立即完善>

3天內不再提示
電子發燒友網>電子資料下載>IC datasheet pdf>SN74SSTU32864C,pdf(25-Bit Conf

SN74SSTU32864C,pdf(25-Bit Conf

2010-08-19 | rar | 458 | 次下載 | 3積分

資料介紹

This 25-bit 1:1 or 14-bit 1:2 configurable registered buffer is designed for 1.7-V to 1.9-V VCC operation. In the 1:1 pinout configuration, only one device per DIMM is required to drive nine SDRAM loads. In the 1:2 pinout configuration, two devices per DIMM are required to drive 18 SDRAM loads.

All inputs are SSTL_18, except the LVCMOS reset (RESET) and LVCMOS control (Cn) inputs. All outputs are edge-controlled circuits optimized for unterminated DIMM loads and meet SSTL_18 specifications.

The SN74SSTU32864C operates from a differential clock (CLK and CLK). Data are registered at the crossing of CLK going high and CLK going low.

The C0 input controls the pinout configuration of the 1:2 pinout from register-A configuration (when low) to register-B configuration (when high). The C1 input controls the pinout configuration from 25-bit 1:1 (when low) to 14-bit 1:2 (when high). C0 and C1 should not be switched during normal operation. They should be hard-wired to a valid low or high level to configure the register in the desired mode. In the 25-bit 1:1 pinout configuration, the A6, D6, and H6 terminals are driven low and should not be used.

In the DDR2 RDIMM application, RESET is specified to be completely asynchronous with respect to CLK and CLK. Therefore, no timing relationship can be ensured between the two. When entering reset, the register is cleared and the data outputs are driven low quickly, relative to the time to disable the differential input receivers. However, when coming out of reset, the register becomes active quickly, relative to the time required to enable the differential input receivers. As long as the data inputs are low, and the clock is stable during the time from the low-to-high transition of RESET until the input receivers are fully enabled, the design of the SN74SSTU32864C must ensure that the outputs remain low, thus ensuring no glitches on the output.

To ensure defined outputs from the register before a stable clock has been supplied, RESET must be held in the low state during power up.

The device supports low-power standby operation. When RESET is low, the differential input receivers are disabled, and undriven (floating) data, clock, and reference voltage (VREF) inputs are allowed. In addition, when RESET is low, all registers are reset and all outputs are forced low. The LVCMOS RESET and Cn inputs always must be held at a valid logic high or logic low level.

The device also supports low-power active operation by monitoring both system chip select (DCS and CSR) inputs and will gate the Qn outputs from changing states when both DCS and CSR inputs are high. If either DCS or CSR input is low, the Qn outputs function normally. The RESET input has priority over the DCS and CSR control and forces the output low. If the DCS control functionality is not desired, the CSR input can be hard-wired to ground, in which case the setup-time requirement for DCS is the same as for the other D data inputs.

The two VREF pins (A3 and T3) are connected together internally by approximately 150 . However, it is necessary to connect only one of the two VREF pins to the external VREF power supply. An unused VREF pin should be terminated with a VREF coupling capacitor.

評論

查看更多

下載排行

本周

  1. 1PC2596 40V 輸入 150KHz 3A 降壓型電源轉換器數據手冊
  2. 2.44 MB   |  3次下載  |  免費
  3. 2臺式主板DDR5內存插槽引腳功能表資料
  4. 0.17 MB   |  2次下載  |  5 積分
  5. 3高壓LED線性驅動芯片NU517應用規格書
  6. 0.61 MB   |  2次下載  |  免費
  7. 4ZYNALOG徴格半導體|ZGAD125S14技術參數書
  8. 982.53 KB  |  2次下載  |  免費
  9. 5SM9001電磁爐IGBT驅動芯片應用原理圖資料
  10. 0.12 MB   |  2次下載  |  1 積分
  11. 6ZYNALOG徴格半導體|ZGAD125S12技術參數書
  12. 920.47 KB  |  1次下載  |  免費
  13. 7APMS系列多通道相參微波信號發生器
  14. 1.46 MB  |  1次下載  |  免費
  15. 8微盟/ME原裝正品SOT89 L7135線性恒流LED驅動電路
  16. 193.78 KB  |  1次下載  |  免費

本月

  1. 1常用電子元器件集錦
  2. 1.72 MB   |  24495次下載  |  免費
  3. 2三相逆變主電路的原理圖和PCB資料合集免費下載
  4. 27.35 MB   |  111次下載  |  1 積分
  5. 3蘋果iphone 11電路原理圖
  6. 4.98 MB   |  17次下載  |  5 積分
  7. 4運算放大器基本電路中文資料
  8. 1.30 MB   |  16次下載  |  免費
  9. 5常用電子元器件介紹
  10. 3.21 MB   |  13次下載  |  免費
  11. 6PC2456高壓浪涌抑制器控制器數據手冊
  12. 3.03 MB   |  13次下載  |  免費
  13. 7PC2464具理想二極管的浪涌抑制控制器數據手冊
  14. 4.42 MB   |  8次下載  |  免費
  15. 8PC2466高電壓浪涌抑制器數據手冊
  16. 3.37 MB   |  8次下載  |  免費

總榜

  1. 1matlab軟件下載入口
  2. 未知  |  935132次下載  |  10 積分
  3. 2開源硬件-PMP21529.1-4 開關降壓/升壓雙向直流/直流轉換器 PCB layout 設計
  4. 1.48MB  |  420064次下載  |  10 積分
  5. 3Altium DXP2002下載入口
  6. 未知  |  233089次下載  |  10 積分
  7. 4電路仿真軟件multisim 10.0免費下載
  8. 340992  |  191401次下載  |  10 積分
  9. 5十天學會AVR單片機與C語言視頻教程 下載
  10. 158M  |  183345次下載  |  10 積分
  11. 6labview8.5下載
  12. 未知  |  81591次下載  |  10 積分
  13. 7Keil工具MDK-Arm免費下載
  14. 0.02 MB  |  73816次下載  |  10 積分
  15. 8LabVIEW 8.6下載
  16. 未知  |  65990次下載  |  10 積分