--- 產品詳情 ---
Number of receivers | 1 |
Number of transmitters | 1 |
Duplex | Full |
Supply voltage (Nom) (V) | 3.3 |
Signaling rate (Max) (Mbps) | 25 |
Fault protection (V) | -9 to 14 |
Common mode range | -7 to 12 |
Number of nodes | 64 |
Isolated | No |
ICC (Max) (mA) | 2.1 |
Rating | Catalog |
Operating temperature range (C) | -40 to 85 |
- Designed for INTERBUS Applications
- Designed for RS-422 and RS-485 Networks
- Balanced Receiver Thresholds
- 1/2 Unit-Load (up to 64 nodes on the bus)
- Bus-Pin ESD Protection 15 kV HBM
- Bus-Fault Protection of -7 V to 12 V
- Thermal Shutdown Protection
- Power-Up/Down Glitch-free Bus Inputs and Outputs
- High Input Impedance With Low VCC
- Monotonic Outputs During Power Cycling
- 5-V Tolerant Inputs
- APPLICATIONS
- Digital Motor Control
- Utility Meters
- Chassis-to-Chassis Interconnections
- Electronic Security Stations
- Industrial, Process, and Building Automation
- Point-of-Sale (POS) Terminals and Networks
- DTE/DCE Interfaces
The SN65HVD379 is a differential line driver and differential-input line receiver that operates with a 3.3-V power supply. Each driver and receiver has separate input and output pins for full-duplex bus communication designs. They are designed for balanced transmission lines and interoperation with ANSI TIA/EIA-485A, TIA/EIA-422-B, ITU-T v.11, and ISO 8482:1993 standard-compliant devices.
These differential bus drivers and receivers are monolithic, integrated circuits designed for full-duplex bi-directional data communication on multipoint bus-transmission lines at signaling rates(1) up to 25 Mbps. The SN65HVD379 is fully enabled with no external enabling pins.
The 1/2 unit load receiver has a higher receiver input resistance. This results in lower bus leakage currents over the common-mode voltage range, and reduces the total amount of current that an RS-485 driver is forced to source or sink when transmitting.
The balanced differential receiver input threshold makes the SN65HVD379 more compatible with fieldbus requirements that define an external failsafe structure.
(1)The signaling rate of a line is the number of voltage transitions that are made per second expressed in the units bps (bits per second).
為你推薦
-
TI數字多路復用器和編碼器SN54HC1512022-12-23 15:12
-
TI數字多路復用器和編碼器SN54LS1532022-12-23 15:12
-
TI數字多路復用器和編碼器CD54HC1472022-12-23 15:12
-
TI數字多路復用器和編碼器CY74FCT2257T2022-12-23 15:12
-
TI數字多路復用器和編碼器SN74LVC257A2022-12-23 15:12
-
TI數字多路復用器和編碼器SN74LVC157A2022-12-23 15:12
-
TI數字多路復用器和編碼器SN74ALS258A2022-12-23 15:12
-
TI數字多路復用器和編碼器SN74ALS257A2022-12-23 15:12
-
TI數字多路復用器和編碼器SN74ALS157A2022-12-23 15:12
-
TI數字多路復用器和編碼器SN74AHCT1582022-12-23 15:12
-
電動汽車直流快充方案設計【含參考設計】2023-08-03 08:08
-
Buck電路的原理及器件選型指南2023-07-31 22:28
-
100W USB PD 3.0電源2023-07-31 22:27
-
基于STM32的300W無刷直流電機驅動方案2023-07-06 10:02
-
上新啦!開發板僅需9.9元!2023-06-21 17:43
-
參考設計 | 2KW AC/DC數字電源方案2023-06-21 17:43
-
千萬不能小瞧的PCB半孔板2023-06-21 17:34