--- 產(chǎn)品詳情 ---
Resolution (Bits) | 10 |
Number of channels (#) | 6 |
Samples/sec (MSPS) | 70 |
Supply voltage (Max) | 3.3 |
Operating temperature range (C) | 0 to 70 |
Output data format | LVDS |
- 3.3 V Single Supply Operation
- CDS or S/H Processing
- 35 MHz Channel Rate
- Enhanced ESD Protection on Timing, Control and LVDS Pins
- Low Power CMOS Design
- 12 Terminal to 16 Terminal (Selectable) LVDS Serialized Data Output
- 4–Wire Serial Interface
- 2 Channel Symmetrical Architecture
- Independent Gain and Offset Correction for Each Channel
- Digital Black Level Calibration for Each Channel
- Digital White Level Calibration for Each Channel
- Programmable Input Clamp
- Key Specifications
- Maximum Input Level:
- 1.2 Vp–p (CDS Gain = 1.0)
- 0.58 Vp–p (CDS Gain = 2.1)
- Input Sample Rate:
- 5 to 35 MSPS – 6ch mode
- 10 to 35 MSPS – 3ch mode
- PGA Gain Range: 1x to 10x (0 to 20 dB)
- CDS/SH Gain Settings: 1x or 2.1x
- Total Channel Gain: 1x to 21x (0 to 26 dB)
- PGA Gain Resolution: 8 bits – Analog
- ADC Resolution: 10 bits
- ADC Sampling Rate: 10 to 70 MSPS
- SNR: 68.5 dB (Gain = 1x)
- Offset DAC Range:
- ±111 mV or ±59.5 mV – FDAC
- ±281 mV – CDAC
- Offset DAC Resolution:
- ±10 bits – FDAC
- ±4 bits – CDAC
- Supply Voltage: 3.0 V to 3.6 V
- Power Dissipation: 1.02 W (typical)
- Maximum Input Level:
The LM98620 is a fully integrated, 10–Bit, 70 MSPS signal processing solution for high performance digital color copiers, scanners, and other image processing applications. High-speed signal throughput is achieved with an innovative six channel architecture utilizing Correlated Double Sampling (CDS), or Sample and Hold (SH) type sampling. Gain settings of 1x or 2x are available in the CDS/SH input stage. Each channel has a dedicated 1x to 10x (8 bit) PGA that allows accurate gain adjustment. The Digital White Level auto calibration loop can automatically set the PGA value to achieve a selected white target level. Each channel also has a ±4 bit coarse and ±10 bit fine analog offset correction DAC that allows offset correction before the sample-and-hold amplifier. These correction values can be controlled by an automated Digital Black Level correction loop. The PGA and offset DACs for each channel are programmed independently allowing unique values of gain and offset for each of the six channels. A 2-to-1 multiplexing scheme routes the signals to three 70 MHz high performance ADCs. The fully differential processing channels achieve exceptional noise immunity, having a very low noise floor of –68.5dB. The 10 bit analog-to-digital converters have excellent dynamic performance, making the LM98620 transparent in the image reproduction chain.
為你推薦
-
TI數(shù)字多路復(fù)用器和編碼器SN54HC1512022-12-23 15:12
-
TI數(shù)字多路復(fù)用器和編碼器SN54LS1532022-12-23 15:12
-
TI數(shù)字多路復(fù)用器和編碼器CD54HC1472022-12-23 15:12
-
TI數(shù)字多路復(fù)用器和編碼器CY74FCT2257T2022-12-23 15:12
-
TI數(shù)字多路復(fù)用器和編碼器SN74LVC257A2022-12-23 15:12
-
TI數(shù)字多路復(fù)用器和編碼器SN74LVC157A2022-12-23 15:12
-
TI數(shù)字多路復(fù)用器和編碼器SN74ALS258A2022-12-23 15:12
-
TI數(shù)字多路復(fù)用器和編碼器SN74ALS257A2022-12-23 15:12
-
TI數(shù)字多路復(fù)用器和編碼器SN74ALS157A2022-12-23 15:12
-
TI數(shù)字多路復(fù)用器和編碼器SN74AHCT1582022-12-23 15:12
-
【PCB設(shè)計必備】31條布線技巧2023-08-03 08:09
相信大家在做PCB設(shè)計時,都會發(fā)現(xiàn)布線這個環(huán)節(jié)必不可少,而且布線的合理性,也決定了PCB的美觀度和其生產(chǎn)成本的高低,同時還能體現(xiàn)出電路性能和散熱性能的好壞,以及是否可以讓器件的性能達到最優(yōu)等。在上篇內(nèi)容中,小編主要分享了PCB線寬線距的一些設(shè)計規(guī)則,那么本篇內(nèi)容,將針對PCB的布線方式,做個全面的總結(jié)給到大家,希望能夠?qū)︷B(yǎng)成良好的設(shè)計習(xí)慣有所幫助。1走線長度1693瀏覽量 -
電動汽車直流快充方案設(shè)計【含參考設(shè)計】2023-08-03 08:08
-
Buck電路的原理及器件選型指南2023-07-31 22:28
-
100W USB PD 3.0電源2023-07-31 22:27
-
千萬不要忽略PCB設(shè)計中線寬線距的重要性2023-07-31 22:27
想要做好PCB設(shè)計,除了整體的布線布局外,線寬線距的規(guī)則也非常重要,因為線寬線距決定著電路板的性能和穩(wěn)定性。所以本篇以RK3588為例,詳細為大家介紹一下PCB線寬線距的通用設(shè)計規(guī)則。要注意的是,布線之前須把軟件默認設(shè)置選項設(shè)置好,并打開DRC檢測開關(guān)。布線建議打開5mil格點,等長時可根據(jù)情況設(shè)置1mil格點。PCB布線線寬01布線首先應(yīng)滿足工廠加工能力,1795瀏覽量 -
基于STM32的300W無刷直流電機驅(qū)動方案2023-07-06 10:02
-
上新啦!開發(fā)板僅需9.9元!2023-06-21 17:43
-
參考設(shè)計 | 2KW AC/DC數(shù)字電源方案2023-06-21 17:43
-
千萬不能小瞧的PCB半孔板2023-06-21 17:34